



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/836,339	04/18/2001	Takahiro Fujioka	HITA.0048	8737

7590 11/19/2003

Stanley P. Fisher
Reed Smith Hazel & Thomas LLP
Suite 1400
3110 Fairview Park Drive
Falls Church, VA 22042-4503

EXAMINER

KUMAR, SRILAKSHMI K

ART UNIT	PAPER NUMBER
----------	--------------

2675

DATE MAILED: 11/19/2003

9

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/836,339

Applicant(s)

FUJIOKA ET AL.

Examiner

Srilakshmi K. Kumar

Art Unit

2675

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM
THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 02 September 2003.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-15 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-15 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. §§ 119 and 120

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
* See the attached detailed Office action for a list of the certified copies not received.
- 13) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application) since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.
a) ☐ The translation of the foreign language provisional application has been received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121 since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892) 4) ☐ Interview Summary (PTO-413) Paper No(s). _____
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948) 5) ☐ Notice of Informal Patent Application (PTO-152)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____ 6) ☐ Other: _____

DETAILED ACTION

The following office action is in response to Amendment B, filed September 2, 2003. Claims 1, 5, 9 and 11 have been amended. Claims 13-15 are newly added. Claims 1-15 are pending.

Claim Rejections - 35 USC § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Someya et al (US 5,091,784) in view of Murata et al (US 6,144,355), further, in view of Sasaki et al (US 6,211,849).

As to independent claims 1 and 5, Someya et al disclose a liquid crystal display device having a liquid crystal display panel, a plurality of cascade-connected and liquid crystal drive circuits for sequentially transferring a signal (Fig. 2), and a plurality of signal lines formed over an edge portion of the liquid crystal display panel for transmitting a signal between any two of the drive circuits (Fig. 2), wherein each of the liquid crystal drive circuits comprises; an image input terminal connected with one of the signal lines to receive an image signal being input thereto (col. 5, lines 30-59); a clock input terminal connected with another one of the signal lines to receive an external clock signal being input thereto (input into Fig. 2, item 8, clock generator); a clock compensation circuit (Fig. 2, item 8, clock generator) for generating an internal clock based on the external clock signal by compensating for a duty ratio deviation from the external clock signal, said internal clock signal swinging from a first voltage to a second voltage lower

Art Unit: 2675

than the first voltage (col. 7, lines 41-52); the clock formation circuit being operable to correct the internal clock based on the external clock (col. 6, line 61-col. 7, lines 5, 41-52), Someya discloses in col. 6, line 61-col. 7, line 5, where based on input into the clock generator, different output clocks are generated. Murata et al discloses a clock compensation circuit for generating an internal clock based on the external clock signal by compensating for a duty ratio deviation from the external clock signal in col. 3, lines 42-60. It would have been obvious to one of ordinary skill in the art to incorporate the duty ratio deviation as is disclosed in col. 3, lines 42-60, as with such an arrangement, since the duty ratio of the clock signal being output to the signal line driver circuit is corrected to be approximately 50%, even where the operation speed is increased to attain high precision, accurate image data sampling can be accomplished enabling achievement of excellent display images with enhanced quality.

a data storage circuit for storing therein the image signal at a timing of a voltage change from the first voltage to the second voltage or at a timing of a voltage change from the second voltage to the first voltage of the internal clock signal (Fig. 2, item 25, col. 7, lines 41-52); a data bus for transmitting the image signal to be output from the data storage circuit (col. 10, lines 15-50), and a voltage select circuit for selecting a voltage for driving the liquid display panel (Fig. 15, item 107); and,

Someya et al and Murata et al do not disclose a clock signal output circuit for outputting the internal clock signal as a subsequent external clock signal to a subsequent liquid crystal drive circuit. Sasaki et al disclose in Figs. 4 and 5, a clock signal output circuit where the internal clock signal is output to a subsequent liquid crystal drive circuit as is also disclosed in col. 4, lines 46-67, col. 5, lines 5-12, 30-41. It would have been obvious to one of ordinary skill in the

Art Unit: 2675

art to incorporate this feature into that of Someya et al as with the clock signal output circuit enables a liquid crystal display device of achieving higher resolution by regulating the duty cycle ratio as disclosed in col. 2, lines 25-col. 3, lines 3.

As to dependent claims 2 and 6, limitations of claims 1 and 5, and further comprising, wherein the clock compensation circuit has a phase locked loop circuit (Fig. 31, item 121).

As to dependent claims 3 and 7, limitations of claims 1 and 5, and further comprising, wherein the clock compensation circuit has a delay locked loop circuit. Although Someya et al do not disclose the delay locked loop circuit, it would have been obvious to one of ordinary skill in the art to incorporate this feature as the delay locked loop circuit is advantageous as it allows for phase shift as opposed to no shifting.

As to dependent claims 4 and 8, limitations of claims 1 and 5, and further comprising, wherein the data bus comprises two systems of signal lines (Fig. 2, input from sample-hold circuit and terminal 29).

As to dependent claims 9 and 11, limitations of claims 1 and 5, and further comprising, wherein the duty ratio deviation of the external clock signal is caused by at least one of an internal characteristic of the respective drive circuit and a factor on the signal lines. Someya et al do not disclose the feature of the duty ratio deviation caused by at least one of an internal characteristic. Murata et al discloses a duty ratio deviation from the external clock signal is caused by at least one of an internal characteristic of the respective drive circuit and a factor on the signal lines in col. 3, lines 42-60. It would have been obvious to one of ordinary skill in the art to incorporate the duty ratio deviation as is disclosed in col. 3, lines 42-60, as with such an arrangement, since the duty ratio of the clock signal being output to the signal line driver circuit

Art Unit: 2675

is corrected to be approximately 50%, even where the operation speed is increased to attain high precision, accurate image data sampling can be accomplished enabling achievement of excellent display images with enhanced quality.

As to dependent claims 10 and 12, limitations of claims 1 and 5, and further comprising, wherein the internal clock signal generated by the clock compensation circuit has a duty ratio of 50%. Someya et al do not disclose a duty ratio of 50%. Murata et al discloses a duty ratio of 50% in col. 3, lines 42-60. It would have been obvious to one of ordinary skill in the art to incorporate the duty ratio deviation as is disclosed in col. 3, lines 42-60, as with such an arrangement, since the duty ratio of the clock signal being output to the signal line driver circuit is corrected to be approximately 50%, even where the operation speed is increased to attain high precision, accurate image data sampling can be accomplished enabling achievement of excellent display images with enhanced quality.

As to dependent claims 13 and 14, limitations of claims 1 and 5, and further comprising, wherein the clock compensation circuit has an inverter. Someya et al do not disclose a clock compensation circuit with an inverter. Murata et al discloses a clock compensation circuit for generating an internal clock based on the external clock signal by compensating for a duty ratio deviation from the external clock signal in col. 3, lines 42-60. Murata et al disclose where the clock compensation circuit has an inverter in col. 5, lines 41-67, Fig. 1, items 9 and 56. It would have been obvious to one of ordinary skill in the art to incorporate the duty ratio deviation as is disclosed in col. 3, lines 42-60, as with such an arrangement, since the duty ratio of the clock signal being output to the signal line driver circuit is corrected to be approximately 50%, even

Art Unit: 2675

where the operation speed is increased to attain high precision, accurate image data sampling can be accomplished enabling achievement of excellent display images with enhanced quality.

As to dependent claim 15, limitations of claim 1, and further comprising, wherein the voltage select circuit selects the voltage according to the image signal on the data bus and then outputting the selected voltage (Fig. 15, item 107, col. 13, lines 11-18).

Response to Arguments

3. Applicant's arguments with respect to claims 1 and 5 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to **Srilakshmi K. Kumar** whose telephone number is **(703) 306 5575**.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Steven Saras, can be reached at (703) 305-9720.

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks

Washington, D.C. 20231

or faxed to:

(703) 872-9314 (for Technology Center 2600 only)

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington, VA, Sixth Floor (Receptionist).

Art Unit: 2675

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Technology Center 2600 Customer Service Office whose telephone number is (703) 306-0377.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Srilakshmi K. Kumar whose telephone number is 703 306 5575. The examiner can normally be reached on 8:00 am to 4:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Steven J. Saras can be reached on 703 305 9720. The fax phone number for the organization where this application or proceeding is assigned is 703 872 9314.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703 305 4700.

Srilakshmi K. Kumar
Examiner
Art Unit 2675

SKK
November 15, 2003



STEVEN SARAS
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2600